# **Power MOSFET**

# 20 V, 3.2 A, Single N-Channel, SOT-23

# **Features**

- Leading Planar Technology for Low Gate Charge / Fast Switching
- 2.5 V Rated for Low Voltage Gate Drive
- SOT-23 Surface Mount for Small Footprint
- NVR Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

## **Applications**

- Load/Power Switch for Portables
- Load/Power Switch for Computing
- DC-DC Conversion

## MAXIMUM RATINGS (T<sub>J</sub>= 25°C unless otherwise stated)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			$V_{DSS}$	20	V
Gate-to-Source Voltage	V <sub>GS</sub>	±12	V		
Continuous Drain Steady T <sub>A</sub> = 25°C			I <sub>D</sub>	3.2	Α
Current (Note 1) State T <sub>A</sub> = 8		T <sub>A</sub> = 85°C		2.4	Α
Steady State Power Dissipation (Note 1)	Stea	dy State	P <sub>D</sub>	1.25	W
Pulsed Drain Current	t <sub>p</sub> =	= 10 μs	I <sub>DM</sub>	10.0	Α
Operating Junction and St	T <sub>J</sub> , T <sub>stg</sub>	-55 to 150	°C		
Continuous Source Current (Body Diode)			Is	1.6	Α
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

#### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient (Note 1)	$R_{\theta JA}$	100	°C/W
Junction-to-Ambient (Note 2)	$R_{\theta JA}$	300	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces).
- 2. Surface-mounted on FR4 board using the minimum recommended pad size.




# ON Semiconductor®

## http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> Typ	I <sub>D</sub> Max (Note 1)	
20 V	70 mΩ @ 4.5 V	3.6 A	
	88 mΩ @ 2.5 V	3.1 A	


#### N-Channel



# MARKING DIAGRAM & PIN ASSIGNMENT



SOT-23 CASE 318 STYLE 21



TR1 = Device Code

M = Date Code\*

= Pb-Free Package

(Note: Microdot may be in either location)

\*Date Code orientation and/or overbar may vary depending upon manufacturing location.

# **ORDERING INFORMATION**

Device	Package	Shipping†
NTR4501NT1G	SOT-23 (Pb-Free)	3000 / Tape & Reel
NVR4501NT1G	SOT-23 (Pb-Free)	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# **Electrical Characteristics** (T<sub>J</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Units
OFF CHARACTERISTICS	•		•		-	-	-
Drain-to-Source Breakdown Voltage (Note 3)	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		20	24.5		V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				22		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V T <sub>J</sub> = 25°C				1.5	μΑ
		V <sub>DS</sub> = 16 V	T <sub>J</sub> = 85°C			10	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 12 \text{ V}$				±100	nA
ON CHARACTERISTICS							
Gate Threshold Voltage (Note 3)	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D = 250 \mu A$		0.65		1.2	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				-2.3		mV/°C
Drain-to-Source On Resistance	-	$V_{GS} = 4.5 \text{ V}, I_D = 3.6 \text{ A}$			70	80	mΩ
	$R_{DS(on)}$ $V_{GS} = 2.5 \text{ V}, I_D = 3.1 \text{ A}$		I <sub>D</sub> = 3.1 A		88	105	
Forward Transconductance	9FS	V <sub>DS</sub> = 5.0 V,		9		S	
CHARGES AND CAPACITANCES	-		-		-	<u>-</u>	-
Input Capacitance	C <sub>iss</sub>				200		
Output Capacitance	C <sub>oss</sub>	V <sub>GS</sub> = 0 V, f = V <sub>DS</sub> = 1	1.0 MHz, 0 V		80		pF
Reverse Transfer Capacitance	C <sub>rss</sub>	. 503			50		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 10 V, I <sub>D</sub> = 3.6 A			2.4	6.0	
Gate-to-Source Gate Charge	$Q_{GS}$				0.5		nC
Gate-to-Drain Charge	$Q_GD$	.5 0.	- / .		0.6		1
SWITCHING CHARACTERISTICS (Note 4)							
Turn-On Delay Time	t <sub>d(on)</sub>				6.5	13	ns
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 4.5 V, V	<sub>DS</sub> = 10 V,		12	24	
Turn-Off Delay Time	t <sub>d(off)</sub>	$V_{GS} = 4.5 \text{ V, V}$ $I_D = 3.6 \text{ A, R}_0$	$G = 6.0 \Omega$		12	24	
Fall Time	t <sub>f</sub>				3	6	7
SOURCE-DRAIN DIODE CHARACTERISTICS	3	_					
Forward Diode Voltage	$V_{SD}$	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 1.6 A			0.8	1.2	V
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 \text{ V},$ $d_{IS}/d_t = 100 \text{ A/}\mu\text{s},$ $I_S = 1.6 \text{ A}$			7.1		
Charge Time	t <sub>a</sub>				5		ns
Discharge Time	t <sub>b</sub>				1.9		1
Reverse Recovery Charge	Q <sub>RR</sub>				3.0		nC

Pulse Test: Pulse width ≤ 300 μs, duty cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.





Figure 1. On-Region Characteristics



V<sub>GS</sub>, GATE-TO-SOURCE VOLTAGE (VOLTS)

Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage




Figure 4. On–Resistance versus Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage
Current versus Voltage

V<sub>DS</sub>, DRAIN-TO-SOURCE VOLTAGE (VOLTS)




Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Diode Forward Voltage versus Current





Figure 11. Thermal Response

# **PACKAGE DIMENSIONS**

## SOT-23 (TO-236) CASE 318-08 **ISSUE AP**




- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.
  MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS

	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.89	1.00	1.11	0.035	0.040	0.044
A1	0.01	0.06	0.10	0.001	0.002	0.004
b	0.37	0.44	0.50	0.015	0.018	0.020
С	0.09	0.13	0.18	0.003	0.005	0.007
D	2.80	2.90	3.04	0.110	0.114	0.120
E	1.20	1.30	1.40	0.047	0.051	0.055
е	1.78	1.90	2.04	0.070	0.075	0.081
L	0.10	0.20	0.30	0.004	0.008	0.012
L1	0.35	0.54	0.69	0.014	0.021	0.029
HE	2.10	2.40	2.64	0.083	0.094	0.104
θ	0°		10°	0°		10°

STYLE 21: PIN 1. GATE

2. SOURCE 3 DRAIN

#### **SOLDERING FOOTPRINT**



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking, ited. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative