MOS INTEGRATED CIRCUIT $\mu PD16312$

1/4- to 1/11-DUTY FIP[™] (VFD) CONTROLLER/DRIVER

The μ PD16312 is a FIP (fluorescent Indicator Panel, or Vacuum Fluorescent Display) controller/driver that is driven on a 1/4- to 1/11 duty factor. It consists of 11 segment output lines, 6 grid output lines, 5 segment/grid output drive lines, a display memory, a control circuit, and a key scan circuit. Serial data is input to the μ PD16312 through a three-line serial interface. This FIP controller/driver is ideal as a peripheral device for a single-chip microcomputer.

FEATURES


NEC

- Multiple display modes (11-segment & 11-digit to 16-segment & 4-digit)
- Key scanning (6 × 4 matrix)
- Dimming circuit (eight steps)
- High-voltage output (VDD 35 V max).
- LED ports (4 chs., 20 mA max).
- General-purpose input port (4 bits)
- No external resistors necessary for driver outputs (P-ch open-drain + pull-down resistor output)
- Serial interface (CLK, STB, DIN, DOUT)

ORDERING INFORMATION


Part Number	Package
μPD16312GB-3B4	44-pin plastic QFP (⊟10)

BLOCK DIAGRAM



PIN CONFIGURATION (Top View)

NEC



Use all power pins.

Pin Function

Symbol	Pin Name	Pin No	Description
Din	Data input	6	Input serial data at rising edge of shift clock, starting from the low order bit.
Dout	Data output	5	Output serial data at the falling edge of the shift clock, starting from low order bit. This is N-ch open-drain output pin.
STB	Strobe	9	Initializes serial interface at the rising or falling edge of the μ PD16312. It then waits for reception of a command. Data input after STB has fallen is processed as a command. While command data is processed, current processing is stopped, and the serial interface is initialized. While STB is high, CLK is ignored.
CLK	Clock input	8	Reads serial data at the rising edge, and outputs data at the falling edge.
OSC	Oscillator pin	44	Connect resistor to this pin to determine the oscillation frequency to this pin.
Seg1/KS1 to Seg6/KS6	High-voltage output	15 to 20	Segment output pins (Dual function as key source)
Seg7 to Seg11	High-voltage output (segment)	21 to 25	Segment output pins
Grid1 to Grid6	High-voltage output (grid)	37 to 32	Grid output pins
Seg ₁₂ /Grid ₁₁ to Seg ₁₆ /Grid ₇	High-voltage output (segment/grid)	26, 28 to 31	These pins are selectable for segment or grid driving.
LED1 to LED4	LED output	42 to 39	CMOS output. +20 mA max.
KEY1 to KEY4	Key data input	10 to 13	Data input to these pins is latched at the end of the display cycle.
SW1 to SW4	Switch input	1 to 4	These pins constitute a 4-bit general-purpose input port.
Vdd	Logic power	14, 38	5 V ± 10 %
Vss	Logic ground	7, 43	Connect this pin to system GND.
Vee	Pull-down level	27	V _{DD} – 35 V max.

Display RAM Address and Display Mode

The display RAM stores the data transmitted from an external device to the μ PD16312 through the serial interface, and is assigned addresses as follows, in 8 bits unit:


Seg1	Seg ₄	Seg₅	Seg ₁₂	Seg	6
00	l.	00H u	01H∟	01H u	DIG1
02H	lL I	02H u	03H∟	03H ∪	DIG ₂
04⊢	l.	04H ∪	05H∟	05H ∪	DIG₃
06⊢	l.	06H ∪	07H∟	07H ∪	DIG4
08⊢	l.	08H ∪	09H∟	09H u	DIG₅
0AH	lı.	0AH⊍	0BH∟	0BHu	DIG6
0CH	lı i	0CHu	0DH∟	0DHu	DIG7
0EH	lı I	0EH⊍	0FH∟	0FHu	DIGଃ
10⊢	l.	10H υ	11H∟	11Hυ	DIG9
12⊦	L	12H ⊍	13H∟	13H ∪	DIG10
14	L	14Hu	15H∟	15H ∪	DIG11

bo		b 3 b 4		b7
	xxH∟		xxH⊍	

Lower 4 bits Higher 4 bits

Key Matrix and Key-Input Data Storage RAM

The key matrix is made up of a 6×4 matrix, as shown below.




The data of each key is stored as illustrated below, and is read with the read command, starting from the least significant bit.

KEY1KEY4	KEY1KEY4	_
Seg1/KS1	Seg ₂ /KS ₂	
Seg ₃ /KS ₃	Seg₄/KS₄	
Seg₅/KS₅	Seg ₆ /KS ₆	Reading sequence
b0 b3	b4b7	-

LED Port


Data is written to the LED port with the write command, starting from the least port's least significant bit. When a bit of this port is 0, the corresponding LED lights; when the bit is 1, the LED truns off. The data of bits 5 through 8 are ignored.



On power application, all LEDs are unlit.

SW Data

SW data is read with the read command, starting from the least significant bit. Bits 5 through 8 of the SW data are 0.



Commands


Commands set the display mode and status of the FIP driver.

The first 1 byte input to the μ PD16312 through the D_{IN} pin after the STB pin has fallen is regarded as a command. If STB is set high while commands/data are transmitted, serial communication is initialized, and the commands/data being transmitted are invalid (however, the commands/data previously transmitted remain valid).

(1) Display mode setting commands

These commands initialize the μ PD16312 and select the number of segments and the number of grids (1/4 to 1/11 duty, 11 segments to 16 segments).


When these commands are executed, the display is forcibly turned off, and key scanning is also stopped. To resume display, the display command "ON" must be executed. If the same mode is selected, however, nothing happens.



On power application, the 11-digit, 11-segment mode is selected.

(2) Data setting commands


These commands set data write and data read modes.



On power application, the normal operation and address increment modes are set.

(3) Address setting commands


These commands set an address of the display memory.



If address 16H or higher is set, data is ignored, until a valid address is set.

On power application, the address is set to 00H.


(4) Display control commands



On power application, the 1/16 pulse width is set and the display is turned off.

Note On power application, key scanning is stopped.


Key Scanning and Display Timing



One cycle of key scanning consists of one frame, and data in a 6×4 matrix is stored in RAM.

Serial Communication Format

Reception (command/data write)



Because the D_{OUT} pin is an N-ch, open-drain output pin, be sure to connect an external pull-up resistor to this pin (1 k Ω to 10 k Ω).

Note When data is read, a wait time twart of 1 μ s is necessary since the rising of the eighth clock that has set the command, until the falling of the first clock that has read the data.

ABSOLUTE MAXIMUM RATINGS (Ta = 25 °C, Vss = 0 V)

PARAMETER	SYMBOL	RATINGS	UNIT
Logic Supply Voltage	Vdd	-0.5 to +7.0	V
Driver Supply Voltage	VEE	VDD +0.5 to VDD -40	V
Logic Input Voltage	VI1	–0.5 to V _{DD} +0.5	V
FIP Driver Output Voltage	Vo2	Vee -0.5 to Vdd +0.5	V
LED Driver Output Current	lo1	+25	mA
FIP Driver Output Current	I 02	−40 (grid) −15 (segment)	mA
Power Dissipation	Po	800 ^{Note}	mW
Operating Ambient temperature	Topt	-40 to +85	°C
Storage Temperature	Tstg	-65 to +150	°C

Note Derate at $-6.4 \text{ mW/}^{\circ}\text{C}$ at $T_a = 25 \text{ }^{\circ}\text{C}$ or higher.

RECOMMENDED OPERATING RANGE (Ta = -20 to 70 °C, Vss = 0 V)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Logic Supply Voltage	Vdd	4.5	5	5.5	V	
High-Level Input Voltage	Vih	0.7 • Vdd		Vdd	V	
Low-Level Input Voltage	VIL	0		0.3 • Vdd	V	
Driver Supply Votlage	Vee	0		Vdd - 35	V	

Maximum power consumption PMAX. = FIP driver dissipation + RL dissipation + LED driver dissipation + dynamic power consumption

Where segment current = 3 mA, grid current = 15 mA, and LED current = 20 mA, FIP driver dissipation = number of segments × 6 + number of grids/(number of grids + 1) × 30 (mW) RL dissipation = $(V_{DD} - V_{EE})^2/50 \times (number of segments + 1) (mW)$ LED driver dissipation = number of LEDs × 20 (mW) Dynamic power consumption = $V_{DD} \times 5$ (mW)

Example

Where $V_{EE} = -25 V$, $V_{DD} = 5 V$, and in 16-segment and 6-digit modes,

FIP driver dissipation = $16 \times 6 + 6/7 \times 30 = 122$

RL dissipation = $30^2/50 \times 17 = 306$

LED driver dissipation = $4 \times 20 = 80$

Dynamic power consumption = $5 \times 5 = 25$

Total 553 mW

ELECTRICAL CHARACTERISTICS (Ta = -20 to +70 °C, VDD = 4.5 to 5.5 V, Vss = 0 V, VEE = VDD -35 V)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
High-Level Output Voltage	Vон1	0.9 Vdd			V	LED1 – LED4, Іон1 = –1 mA
Low-Level Output Voltage	Vol1			1	V	LED1 – LED4, Iol1 = 20 mA
Low-Level Output Voltage	Vol2			0.4	V	Dout, Iol2 = 4 mA
High-Level Output Current	OH21	-3			mA	Vo = VDD -2 V, Seg1 to Seg11
High-Level Output Current	Іон22	-15			mA	Vo = V _{DD} -2 V, Grid1 to Grid6 Seg12/ Grid11 to Seg16/ Grid7
Driver Leakage Current	OLEAK			-10	μA	$V_0 = V_{DD} - 35 V$, driver off
Output Pull-Down Resistor	R∟	50	100	150	KΩ	Driver output
Input Current	h			±1	μA	VI = VDD or Vss
High-Level Input Voltage	Vін	0.7 Vdd			V	
Low-Level Input Voltage	VIL			0.3 Vdd	V	
Hysteresis Voltage	Vн		0.35		V	CLK, DIN, STB
Dynamic Current Consumption	IDDdyn			5	mA	Under no load, display off

SWITCHING CHARACTERISTICS (Ta = -20 to +70 °C, VDD = 4.5 to 5.5 V, VEE = -30 V)


PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	TES	T CONDITIONS
Oscillation Frequency	tosc	350	500	650	kHz	R = 51 kΩ	
Propagation Delay Time	t PLZ			300	ns	$CLK\toDout$	
	t PZL			100	ns	C∟ = 15 pF, R∟	. = 10 kΩ
Rise Time	t _{TZH1}			2	μs	CL = 300 pF	Seg1 to Seg11
	tтzн2			0.5	μS		Grid1 to Grid6, Seg12/Grid11 to Seg16/Grid7
Fall Time	tтнz			120	μs	C∟ = 300 pF, S	Segn, Gridn
Maximum Clock Frequency	fmax.	1			MHz	Duty = 50 %	
Input Capacitance	Cı			15	pF		

TIMING CONDITIONS (Ta = -20 to 70 °C, VDD = 4.5 to 5.5 V)


PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Clock Pule Width	PWclk	400			ns	
Strobe Pulse Width	PWstb	1			μs	
Data Setup Time	t SETUP	100			ns	
Data Hold Time	t HOLD	100			ns	
Clock-Strobe Time	tclk-stb	1			μs	$CLK \uparrow \to STB \uparrow$
Wait Time	twait	1			μS	$CLK \uparrow \to CLK \downarrow^{Note}$

Note Refer to page 11.

Switching Characteristic Waveforms



Applications



Updating display memory by incrementing address

Command 1: sets display mode


Command 2: sets data

Command 3: sets address

Data 1 to n: transfers display data (22 bytes max.)

Command 4: controls diplay

Updating specific address



Command 1: sets data

Command 2: sets address Data: display data

RECOMMENDED SOLDERING CONDITIONS

The following conditions (see table below) must be met when soldering this product. Please consult with our sales offices in cae other soldering process is used, or in case soldering is done under different conditions.


μ**PC16312GB-3B4**

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak package's surface temperature: 235 °C or below, Reflow time: 30 seconds or below (210 °C or higher), Number of reflow process: 2, Exposure limit*: None	IR35-00-2
VPS	Peak package's surface temperature: 215 °C or below, Reflow time: 40 seconds or below (200 °C or higher), Number of reflow process: 2, Exposure limit*: None	VP15-00-2
Wave soldering	Solder temperature: 260 °C or below, Flow time: 10 seconds or below Number of flow process: 1, Exposure limit*: None	WS60-00-1
Partial heating method	Terminal temperature: 300 °C or below, Flow time 10 seconds or below, Exposure limit*: None	


 * Exposure limit before soldering after dry-pack package is opened. Storage conditions: 25 °C and relative humidity at 65 % or less.

Note Do not apply more than a single process at once, except for "Partial heating method".

44 PIN PLASTIC QFP (□10)



detail of lead end



NOTE

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
А	13.6±0.4	$0.535^{+0.017}_{-0.016}$
В	10.0±0.2	$0.394^{+0.008}_{-0.009}$
С	10.0±0.2	$0.394^{+0.008}_{-0.009}$
D	13.6±0.4	$0.535^{+0.017}_{-0.016}$
F	1.0	0.039
G	1.0	0.039
н	0.35±0.10	$0.014^{+0.004}_{-0.005}$
I	0.15	0.006
J	0.8 (T.P.)	0.031 (T.P)
к	1.8±0.2	$0.071\substack{+0.008\\-0.009}$
L	0.8±0.2	$0.031\substack{+0.009\\-0.008}$
М	$0.15_{-0.05}^{+0.10}$	$0.006\substack{+0.004\\-0.003}$
N	0.10	0.004
Р	2.7	0.106
Q	0.1±0.1	0.004±0.004
R	5°±5°	5°±5°
S	3.0 MAX.	0.119 MAX.
		P44GB-80-3B4-3

[MEMO]

FIP[™] is a trademark of NEC Corporation.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

- Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.

M4 96.5