



*住址: 407 台中市中清路 163 號* No.163 Chung Ching RD., Taichune, Taiwan, R.O.C

WEB: <u>http://www.winstar.com.tw</u> E-mail: winstar@winstar.com.tw Tel:886-4-24262208 Fax: 886-4-24262207

## **SPECIFICATION**

## **CUSTOMER** :

MODULE NO.: WG12232A-TFH-V#A

APPROVED BY:		
(FOR CUSTOMER USE ONLY)		
	PCB VERSION:	DATA:

SALES BY	APPROVED BY	CHECKED BY	PREPARED BY
ISSUED DATE:			

Wi	instar Displo	ıy Co.,	MODLE NO :
	凌光電股份有限	限公司	
REC	ORDS OF REV	<b>ISION</b>	DOC. FIRST ISSUE
VERSION	DATE	REVISED PAGE NO.	SUMMARY
0	2007-3-7		First issue
А	2007.08.24	6	$V_{DD}-V_0=4.3\sim4.6V$

# Contents

- 1. Module Classification Information
- 2.Precautions in use of LCD Modules
- **3.General Specification**
- 4. Absolute Maximum Ratings
- **5.**Electrical Characteristics
- **6.Optical Characteristics**
- 7.Interface Description
- 8.Contour Drawing & Block Diagram
- 9. Function Description
- 10.Commands Description
- **11.Timing Characteristics**
- 12.Relability
- 13.Backlight Information
- 14. Inspection specification
- 15. Material List of Components for RoHs

## **1.Module Classification Information**

	$\frac{W G}{O O}  \frac{12232}{O O}$	$\frac{A}{4} - \frac{T}{5} \frac{F}{6} \frac{H}{7} - \frac{V \# A}{8}$					
1	Brand : WINSTAR	DISPLAY CORPORATION					
2	Display Type ∶ H→	Character Type, G→Graphic Ty	pe				
3	Display Font: 122	x 32 dot					
4							
5	Backlight Type :	N→Without backlight	A→LED, Amber				
		B→EL, Blue green	$R \rightarrow LED$ , Red				
		D→EL, Green	O→LED, Orange				
		W→EL, White	G→LED, Green				
		F→CCFL, White	T→LED, White				
		Y→LED, Yellow Green					
6	LCD Mode :	B→TN Positive, Gray	T→FSTN Negative				
		N→TN Negative,					
		G→STN Positive, Gray					
		Y→STN Positive, Yellow Gree	en				
		M→STN Negative, Blue					
		F→FSTN Positive					
0	LCD Polarize Type/ Temperature	A→Reflective, N.T, 6:00	H→Transflective, W.T,6:00				
	range/ View direction	D→Reflective, N.T, 12:00	K→Transflective, W.T,12:00				
		G→Reflective, W. T, 6:00	C→Transmissive, N.T,6:00				
		J→Reflective, W. T, 12:00	F→Transmissive, N.T,12:00				

### 第4頁,共34頁

	B→Transflective, N.T,6:00	I→Transmissive, W. T, 6:00
	E→Transflective, N.T.12:00	L→Transmissive, W.T,12:00
Special Code	V : Built in Negative voltage;	
	A: Avant IC	
	# : Fit in with the ROHS Dire	ctions and regulations

### 第5頁,共34頁

## 2.Precautions in use of LCD Modules

- (1)Avoid applying excessive shocks to the module or making any alterations or modifications to it.
- (2)Don't make extra holes on the printed circuit board, modify its shape or change the components of LCD module.
- (3)Don't disassemble the LCM.
- (4)Don't operate it above the absolute maximum rating.
- (5)Don't drop, bend or twist LCM.
- (6)Soldering: only to the I/O terminals.
- (7)Storage: please storage in anti-static electricity container and clean environment.

## **3.General Specification**

Item	Dimension	Unit
Number of Characters	122 x 32 dot	-
Module dimension	84.0 x 44.0 x 13.7(MAX)	mm
View area	60.0 x 18.0	mm
Active area	53.64 x 15.64	mm
Dot size	0.4 x 0.45	mm
Dot pitch	0.44 x 0.49	mm
LCD type	FSTN, Positive, Transflective	
Duty	1/32	
View direction	6 o'clock	
Backlight Type	LED White	

#### 第6頁,共34頁

## **4.Absolute Maximum Ratings**

Item	Symbol	Min	Тур	Max	Unit
Operating Temperature	T <sub>OP</sub>	-20	-	+70	°C
Storage Temperature	T <sub>ST</sub>	-30	-	+80	°C
Input Voltage	VI	0	-	V <sub>DD</sub>	V
Supply Voltage For Logic	V <sub>DD</sub>	0	-	6.7	V
Supply Voltage For LCD	$V_{DD}$ - $V_{LCD}$	0	-	-10	V
Supply Voltage For LCD	VEE	-	-	NC	V

## **5.Electrical Characteristics**

Item	Symbol	Condition	Min	Тур	Max	Unit
Supply Voltage For Logic	V <sub>DD</sub> -V <sub>SS</sub>	-	2.7	3.0	3.3	V
		Ta=-20°C	-	-	5.8	V
Supply Voltage For LCD	$V_{DD}$ - $V_0$	Ta=25°C	4.3	4.4	4.6	v
		Ta=+70°C	3.8	-	-	V
Input High Volt.	V <sub>IH</sub>	-	2.0	-	V <sub>DD</sub>	V
Input Low Volt.	V <sub>IL</sub>	-	0	-	0.7	V
Output High Volt.	V <sub>OH</sub>	-	2.7	-	Vdd	V
Output Low Volt.	V <sub>OL</sub>	-	Vdd -0.3	-	0.3	v
Supply Current	I <sub>DD</sub>	-	0.8	1.0	1.2	mA


## **6.Optical Characteristics**

Item	Symbol	Condition	Min	Тур	Max	Unit
	(V)θ	CR≧2	30	-	60	deg
View Angle	(H) <b>q</b>	CR≧2	-45	-	45	deg
Contrast Ratio	CR	-		5	-	-
D T'	T rise	-	-	100	150	ms
Response Time	T fall	-	-	100	150	ms

### **Definition of Operation Voltage (Vop)**

### **Definition of Response Time (Tr, Tf)**

10%



**Conditions :** 

Operating Voltage : Vop


Viewing Angle( $\theta$ ,  $\varphi$ ): 0°, 0°

Frame Frequency : 64 HZ

Driving Waveform : 1/N duty , 1/a bias

## **Definition of viewing angle**(CR**≧**2)

#### 第8頁,共34頁




### 第9頁,共34頁

## 7.Interface Description

Pin No.	Symbol	Level	Description
1	V <sub>ss</sub>	0V	Ground
2	V <sub>dd</sub>	3V	Power supply for logic
3	Vo	(Variable)	Operating voltage for LCD
4	A0	H/L	H : Data L : Instruction
5	CS1	H/L	Chip select signal for IC1 ( left 61*32 dots ) active "H"
6	CS2	H/L	Chip select signal for IC2 ( right 61*32 dots ) active "H"
7	NC	-	NC
8	NC	-	NC
9	R/W	H/L	H : Read ; L : Write ( 68 series MPU interface only )
10	DB0	H/L	Data bus line
11	DB1	H/L	Data bus line
12	DB2	H/L	Data bus line
13	DB3	H/L	Data bus line
14	DB4	H/L	Data bus line
15	DB5	H/L	Data bus line
16	DB6	H/L	Data bus line
17	DB7	H/L	Data bus line
18	RES	H/L	H -> L: The LCM be reset
19	VEE	-	Negative Voltage output
20	NC	-	


## 8.Contour Drawing & Block Diagram



第 11 頁,共 34 頁

## **9.Timing Characteristics**

### ·CL and FR timing



CL and FR timing characteristics at VDD=5 volts

VDD = 5 V  $\pm 10\%$ ; VSS = 0 V; all voltages with respect to VSS unless otherwise specified; Tamb = -20 to +75 °C.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
T <sub>WHCL</sub>	CL clock high pulse width		33			μs
T <sub>WLCL</sub>	CL cock low pulse width		33			μs
T <sub>R</sub>	CL clock rise time			28	120	ns
T <sub>F</sub>	CL clock fall time			28	120	ns
T <sub>DFR(input)</sub>	FR delay time (input)	When used as input in Slave Mode application	-2.0	0.2	1.6	μS
T <sub>DFR(output)</sub>	FR delay time (output)	When used as output in Master Mode application, with CL= 100 pF.		0.2	0.36	μS


CL and FR timing characteristics at VDD=3 volts

VDD = 3 V  $\pm 10\%$ ; VSS = 0 V; all voltages with respect to VSS unless otherwise specified; Tamb = -20 to +75 °C.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
T <sub>WHCL</sub>	CL clock high pulse width		65			μs
T <sub>WLCL</sub>	CL cock low pulse width		65			μs
T <sub>R</sub>	CL clock rise time			50	220	ns
T <sub>F</sub>	CL clock fall time			50	220	ns
T <sub>DFR(input)</sub>	FR delay time (input)	When used as input in Slave Mode application	-3.6	0.36	3.6	μS
T <sub>DFR(output)</sub>	FR delay time (output)	When used as output in Master Mode application, with CL= 100 pF.		0.32	0.6	μS

#### 第 12 頁,共 34 頁

#### AC timing for interface with an 80-type microcontroller



timing for interface with a 80-type microcontorller at VDD=5 volts VDD = 5 V  $\pm 10\%$ ; VSS = 0 V; Tamb = -20 °C to +75°C.

symbol	parameter	min.	max.	test conditons	unit
t <sub>AS</sub>	Address set-up time	20			ns
t <sub>AH</sub>	Address hold time	10			ns
t <sub>F</sub> , t <sub>R</sub>	Read/Write pulse falling/rising time		15		ns
t <sub>RWPW</sub>	Read/Write pulse width	200			ns
t <sub>CYC</sub>	System cycle time	1000			ns
t <sub>DS</sub>	Data setup time	80			ns
t <sub>DH</sub>	Data hold time	10			ns
t <sub>ACC</sub>	Data READ access time		90	CL= 100 pF.	ns
t <sub>он</sub>	Data READ output hold time	10	60	Refer to Fig. 23.	ns

AC timing for interface with an 80-type microcontorller at VDD=3 volts VDD =  $3 V \pm 10\%$ ; VSS = 0 V; Tamb =  $-20 \degree C$  to  $+75\degree C$ .


symbol	parameter	min.	max.	test conditons	unit
t <sub>AS</sub>	Address set-up time	40			ns
t <sub>AH</sub>	Address hold time	20			ns
t <sub>F</sub> , t <sub>R</sub>	Read/Write pulse falling/rising time		15		ns
t <sub>RWPW</sub>	Read/Write pulse width	400			ns
t <sub>CYC</sub>	System cycle time	2000			ns
t <sub>DS</sub>	Data setup time	160			ns

#### 第 13 頁,共 34 頁


symbol	parameter	min.	max.	test conditons	unit
t <sub>DH</sub>	Data hold time	20			ns
t <sub>ACC</sub>	Data READ access time		180	CL= 100 pF,	ns
t <sub>он</sub>	Data READ output hold time	20	120	Refer to 23.	ns

### Note:

The measurement is with the load circuit connected. The load circuit is shown in Fig. 23.



### AC timing for interface with a 68-type microcontroller



AC timing for interface with a 68-type microcontroller at VDD=5 volts VDD = 5 V  $\pm 10\%$ ; VSS = 0 V;

#### 第 14 頁,共 34 頁

Tamb =  $-20 \circ C$  to  $+75 \circ C$ .

symbol	parameter	min.	max.	test conditons	unit
t <sub>AS1</sub>	Address set-up time with respect to R/W	20			ns
t <sub>AS2</sub>	Address set-up time with respect to C/D, CS	20			ns
t <sub>AH1</sub>	Address hold time with respect to $R/\overline{W}$	10			ns
t <sub>AH2</sub>	Address hold time respect with to C/D, CS	10			ns
t <sub>F</sub> , t <sub>R</sub>	Enable (E) pulse falling/rising time		15		ns
t <sub>CYC</sub>	System cycle time	1000		Note 1	ns
t <sub>EWR</sub>	Enable pulse width for READ	100			ns
t <sub>EWW</sub>	Enable pulse width for WRITE	80			ns
t <sub>DS</sub>	Data setup time	80			ns
t <sub>DH</sub>	Data hold time	10			ns
t <sub>ACC</sub>	Data access time		90	CL= 100 pF.	ns
t <sub>он</sub>	Data output hold time	10	60	Refer to Fig. 23.	ns

AC timing for interface with a 68-type microcontroller at VDD=3 volts VDD =  $3 V \pm 10\%$ ; VSS = 0 V; Tamb =  $-20 \degree$ C to  $+75\degree$ C.


symbol	parameter	min.	max.	test conditons	unit
t <sub>AS1</sub>	Address set-up time with respect to R/W	40			ns
t <sub>AS2</sub>	Address set-up time with respect to C/D, CS	40			ns
t <sub>AH1</sub>	Address hold time with respect to $R/\overline{W}$	20			ns
t <sub>AH2</sub>	Address hold time respect with to $\overline{C}/\overline{D}$ , $\overline{CS}$	20			ns
t <sub>F</sub> , t <sub>R</sub>	Enable (E) pulse falling/rising time		15		ns
t <sub>CYC</sub>	System cycle time	2000		Note 1	ns
t <sub>EWR</sub>	Enable pulse width for READ	200			ns
t <sub>EWW</sub>	Enable pulse width for WRITE	160			ns
t <sub>DS</sub>	Data setup time	160			ns
t <sub>DH</sub>	Data hold time	20			ns
t <sub>ACC</sub>	Data access time		180	CL= 100 pF.	ns
toн	Data output hold time	20	120	Refer to Fig. 23.	ns

#### Note:

1. The system cycle time(tCYC) is the time duration from the time when Chip Enable is enabled to the time when Chip Select is released.

#### Block Diagram

This 122×32 dots LCD Module built in two SBN1661G\_M18-D LSI controller.



#### ◆MPU interface

The SBN1661G\_M18-D controller transfers data via 8-bit bidirecional data buses (Do to D7), it can fit any MPU if it corresponds to SBN1661G\_M18-D Read and Write Timing Characteristics.

#### ◆Data transfer

The SBN1661G\_M18-D driver uses the A0, E and R/W signals to transfer data between the system MPU and internal registers, The combinations used are given in the table below.

A0	R/W	Function
1	1	Read display data
1	0	Write display data
0	1	Read status
0	0	Write to internal register (command)

#### 第 16 頁,共 34 頁

#### **•**Busy flag

When the Busy flag is logical 1, the SBN1661G\_M18-D series is executing its internal operations. Any command other than Status Read is rejected during this time. The Busy flag is output at pin D7 by the Status Read command. If an appropriate cycle time ( $t_{CYC}$ ) is given, this flag needs not be checked at the beginning of each command and, therefore, the MPU processing capacity can greatly be enhanced.

#### **•**Display Start Line and Line Count Registers

The contents of this register form a pointer to a line of data in display data RAM corresponding to the first line of the display (COM0), and are set by the Display Start Line command.

#### Column Address Counter

The column address counter is a 7-bit presettable counter that supplies the column address for MPU access to the display data RAM. See Figure 1. The counter is incremented by one every time the driver receives a Read or Write Display Data command. Addresses above 50H are invalid, and the counter will not increment past this value. The contents of the column address counter are set with the Set Column Address command.

#### Display Data RAM

The display data RAM stores the LCD display data, on a 1-bit per pixel basis. The relation-ship between display data, display address and the display is shown in Figure 1.

#### Page Register

The page register is a 2-bit register that supplies the page address for MPU access to the display data RAM. See Figure 1. The contents of the page register are set by the Set Page Register command.

#### 第 17 頁,共 34 頁

Page address		DATA		]															[	Line address	Common output
		D0				/														00H	COM 0
		D1																		01H	COM 1
		D2																		02H	COM 2
D1,D2=		D3																		03H	COM 3
0,0		D4						$\backslash$												04H	COM 4
		D5																		05H	COM 5
		D6					/													06H	COM 6
		D7																		07H	COM 7
		D0																		08H	COM 8
		D1																		09H	COM 9
		D2																		0AH	COM 10
0,1		D3																		0BH	COM 11
		D4																		0CH	COM 12
		D5																		0DH	COM 13
		D6																		0EH	COM 14
		D7																		0FH	COM 15
		D0																		10H	COM 16
		D1																		11H	COM 17
		D2																		12H	COM 18
1,0		D3																		13H	COM 19
		D4																		14H	COM 20
		D5																		15H	COM 21
		D6																		16H	COM 22
		D7																		17H	COM 23
		D0																		18H	COM 24
		D1																		19H	COM 25
		D2																		1AH	COM 26
1,1		D3																		1BH	COM 27
*		D4																		1CH	COM 28
		D5																		1DH	COM 29
		D6																		1EH	COM 30
		D7																		1FH	COM 31
	Colou		D0=0	H00	01H	02H	03H	04H	05H	06H				 3AH	3BH	3CH	 4DH	4EH	4FH		
	um ad	ADC	D0=1	4FH	4EH	4DH	4CH	4BH	4AH	49H							 02H	01H	H00		
	m address		seg pin	1		H 3	H 4	H S	9 H	7 H				 59	60	61	 H 78	4 79	1 80		
			yin	 										-	0		 ~				
				-							SED15					-					
				-								- SEI	D1521	 					-		

Figure 1: page and column address

\* The 122\*32 dots display area is consist of two 61\*32, The interface control pin E1 enable the left 61\*32,E2 enable the right 61\*32.

## **11.Commands Descriptions**

The host microcontroller can issue commands to the SBN1661G\_X. Table 27 lists all the commands. When issuing a command, the host microcontroller should put the command code on the data bus. The host microcontroller should also give the control bus C/D, E(RD), and R/W(WR) proper value and timing.

#### Commands

COMMAND			CON	IAMN		ODE			FUNCTION		
COMMAND	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION		
Write Display Data	Write Display Data Data to be written into the Display Data Memory.								Write a byte of data to the Display Data Memory.		
Read Display Data	Display Data Data read from the Display Data Memory.							Read a byte of data from the Display Data Memory.			
Read-Modify-Write	1 1 1 0 1 1 0						0	0	Start Read-Modify-Write operation.		
END							1	0	Stop Read-Modify-Write operation.		
Software Reset							1	Software Reset.			

#### Write Display Data

The Write Display Data command writes a byte (8 bits) of data to the Display Data Memory. Data is put on the data bus by the host microcontroller. The location which accepts this byte of data is pointed to by the Page Address Register and the Column Address Register. At the end of the command operation, the content of the Column Address Register is automatically incremented by 1.

#### The setting of the control bus for issuing Write Display Data command

C/D	E/(RD)	$R/\overline{W}(\overline{WR})$
1	1	0


### **Read Display Data**

The Read Display Data command starts a 3-step operation.

1. First, the current data of the internal 8-bit output latch of the Display Data Memory is read by the microcontroller, via the 8-bit data bus DB0~DB7.

2. Then, a byte of data of the Display Data Memory is transferred to the 8-bit output latch from a location specified by the Page Address Register and the Column Address Register,

3. Finally, the content of the Column Address Register is automatically incremented by one. Fig. 16 shows the internal 8-bit ouptut latch located between the 8-bit I/O data bus and the Display Data Memory cell array. Because of this internal 8-bit output latch, a dummy read is needed to obtain correct data from the Display Data Memory. For Display Data Write operation, a dummy write **is not** needed, because data can be directly written from the data bus to internal memory cells.



The setting of the control bus for issuing Read Display Data command

C/D	E/(RD)	$R/\overline{W}(\overline{WR})$
1	0	1


### **Read-Modify-Write**


When the Read-Modify-Write command is issued, the SBN1661G\_X enters into Read-Modify-Write mode. In normal operation, when a Read Display Data command or a Write Display Data command is issued, the content of the Column Address Register is automatically incremented by one after the command operation is finished. However, during Read-Modify-Write mode, the content of the Column Address Register is not incremented by one after a Read Display Data command is finished; only the Write Display Data command can make the content of the Column Address Register automatically incremented by one after the command operation is finished.

During Read-Modify-Write mode, any other registers, except the Column Address Register, can be modified. This command is useful when a block of the Display Data Memory needs to be repeatedly read and updated.

Fig. 17 gives the change sequence of the Column Address Register during Read-Modify-Write mode. Figure 18 gives the flow chart for Read-Modify-Write command.

#### 第 20 頁,共 34 頁





#### The setting of the control bus for the Read-Modify-Write command

C/D	E/(RD)	R/W(WR)
0	1	0

### The setting of the data bus for the Read-Modify-Write command

D7(MSB)	D6	D5	D4	D3	D2	D1	D0(LSB)
1	1	1	0	0	0	0	0

#### The END command

The END command releases the Read-Modify-Write mode and re-loads the Column Address Register with the value previously stored in the internal buffer (refer to Fig. 17) when the Read-Modify-Write command was issued.

#### The setting of the control bus for the END command

C/D	E/(RD)	R/W(WR)
0	1	0

#### The setting of the data bus for the END command

D7(MSB)	D6	D5	D4	D3	D2	D1	D0(LSB)
1	1	1	0	1	1	1	0

The command code is EE Hex.

#### Software RESET command

The Software Reset command is different from the hardware reset and can not be used to replace hardware reset.

When Software Reset is issued by the host microcontroller,

- the content of the Display Start Line Register is cleared to zero(A4~A0=00000),
- the Page Address Register is set to 3 (A1 A0 = 11),
- the content of the Display Data Memory remains unchanged.
- the content of all other registers remains unchanged.

#### The setting of the control bus for Software RESET

C/D	E/(RD)	R/W(WR)
0	1	0

The setting of the data bus for Software RESET

D7(MSB)	D6	D5	D4	D3	D2	D1	D0(LSB)
1	1	1	0	0	0	1	0

The command code is E2 Hex.

## **12.Reliabilit**

## Content of Reliability Test (wide temperature, -20°C~70°C)

	<b>Environmental Test</b>		
Test Item	Content of Test	Test Condition	Note
High Temperature storage	Endurance test applying the high storage temperature for a long time.	80°C 200hrs	2
Low Temperature storage	Endurance test applying the high storage temperature for a long time.	-30°C 200hrs	1,2
High Temperature Operation	Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time.	70°C 200hrs	
Low Temperature Operation	Endurance test applying the electric stress under low temperature for a long time.	-20°C 200hrs	1
High Temperature/ Humidity Operation	The module should be allowed to stand at 60°C,90%RH max For 96hrs under no-load condition excluding the polarizer, Then taking it out and drying it at normal temperature.	60°C,90%RH 96hrs	1,2
Thermal shock resistance	The sample should be allowed stand the following 10 cycles of operation -20°C 25°C 70°C 30 1 cycle	-20°C/70°C 10 cycles	
Vibration test	Endurance test applying the vibration during transportation and using.	Total fixed amplitude : 1.5mm Vibration Frequency : 10~55Hz One cycle 60 seconds to 3 directions of X,Y,Z for Each 15 minutes	3
Static electricity test	Endurance test applying the electric stress to the terminal.	VS=800V,RS=1.5kΩ CS=100pF 1 time	

Note1: No dew condensation to be observed.

Note2: The function test shall be conducted after 4 hours storage at the normal

Temperature and humidity after remove from the test chamber.

Note3: Vibration test will be conducted to the product itself without putting it in a container.


## **13.Backlight Information**

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	TEST CONDITION
Supply Current	ILED	30	40	60	mA	V=3.5V
Supply Voltage	V	3.4	3.5	3.6	V	-
Reverse Voltage	VR	-	-	5	v	-
Luminous Intensity	IV	120	150	-	CD/M <sup>2</sup>	ILED=40mA
Wave Length	λр	-		-	nm	ILED=40mA
Life Time	-	-	50K	-	Hr.	ILED≦40mA
Color	White	1		1		L

Note: The LED of B/L is

drive by current only, drive voltage is for reference only.

drive voltage can make driving current under safety area (current between minimum and maximum).



#### 第 24 頁,共 34 頁

## **14. Inspection specification**

NO	Item	(	Criterion		AQL
01	Electrical Testing	<ul> <li>1.1 Missing vertical, horizontal segment, segment contrast defect.</li> <li>1.2 Missing character , dot or icon.</li> <li>1.3 Display malfunction.</li> <li>1.4 No function or no display.</li> <li>1.5 Current consumption exceeds product specifications.</li> <li>1.6 LCD viewing angle defect.</li> <li>1.7 Mixed product types.</li> <li>1.8 Contrast defect.</li> </ul>			
02	Black or white spots on LCD (display only)	<ul><li>2.1 White and black spots on three white or black spots</li><li>2.2 Densely spaced: No more</li></ul>	present.		2.5
03	LCD black spots, white spots, contamination (non-display)	3.1 Round type : As following $\Phi = (x + y) / 2$ $A = \frac{1}{2}$ $A = \frac{1}{2}$ $A = \frac{1}{2}$	SIZE Φ≦0.10 0.10 < Φ≦0.20 0.20 < Φ≦0.25 0.25 < Φ	Acceptable Q TY Accept no dense 2 1 0	2.5
		3.2 Line type : (As following	drawing)	·	2.5


### 第 25 頁,共 34 頁

			Length	Width	Acceptable Q TY	
				W≦0.02	Accept no dense	
		2	L≦3.0	0.02 < W≦0.03	2	
			L≦2.5	0.03 <b>&lt;</b> W≦0.05	2	
				0.05 <b>&lt;</b> W	As round type	
				[	1	
		If bubbles are vis judge using black		Size Φ	Acceptable Q TY	
		specifications, no to find, must che	-	Ф≦0.20	Accept no dense	
04	Polarizer bubbles	specify direction		0.20 < Φ≦0.50	3	2.5
				0.50 < Φ≦1.00	2	
				1.00 < Φ	0	
				Total Q TY	3	

NO	Item	Criterion	AQL
05	Scratches	Follow NO.3 LCD black spots, white spots, contamination	
06	Chipped glass	Symbols Define: x: Chip length y: Chip width z: Chip thickness k: Seal width t: Glass thickness a: LCD side length L: Electrode pad length: 6.1 General glass chip : 6.1.1 Chip on panel surface and crack between panels: V = V + V + V + V + V + V + V + V + V +	2.5

### 第 26 頁,共 34 頁

z: Chip thickness	y: Chip width	v: Chin longth
		x: Chip length
Z≦1/2t	Not over viewing	x≦1/8a
	area	
1/2t < z≦2t	Not exceed 1/3k	x≦1/8a
⊙If there are 2 or mo	re chips, x is total len	gth of each chip.
6.1.2 Corner crack:		
_		у
	VI	
		[]
z: Chip thickness	y: Chip width	x: Chip length
z: Chip thickness Z≦1/2t	y: Chip width Not over viewing	x: Chip length x≦1/8a
	Not over viewing	
Z≦1/2t	Not over viewing area Not exceed 1/3k	x≦1/8a x≦1/8a
Z≦1/2t 1/2t < z≦2t	Not over viewing area Not exceed 1/3k	x≦1/8a x≦1/8a



第 28 頁,共 34 頁

alignment mark not b	alignment mark not be damaged.						
6.2.3 Substrate protuberance	e and internal crac	k.					
	y: width	x: length					
y y	y≦1/3L	x ≦ a					

NO	Item	Criterion	
07	Cracked glass	The LCD with extensive crack is not acceptable.	
08	Backlight elements	<ul> <li>8.1 Illumination source flickers when lit.</li> <li>8.2 Spots or scratched that appear when lit must be judged.</li> <li>Using LCD spot, lines and contamination standards.</li> <li>8.3 Backlight doesn't light or color wrong.</li> </ul>	0.65 2.5 0.65
09	Bezel	<ul><li>9.1 Bezel may not have rust, be deformed or have fingerprints, stains or other contamination.</li><li>9.2 Bezel must comply with job specifications.</li></ul>	2.5 0.65
10	РСВ, СОВ		2.5

			25
		10.1 COB seal may not have pinholes larger than 0.2mm or	2.5 0.65
		contamination.	2.5
		10.2 COB seal surface may not have pinholes through to the	
		IC.	2.5 0.65
		10.3 The height of the COB should not exceed the height	
		indicated in the assembly diagram. 10.4 There may not be more than 2mm of sealant outside the seal	0.65
		area on the PCB. And there should be no more than three places.	2.5
		10.5 No oxidation or contamination PCB terminals. 10.6 Parts on PCB must be the same as on the production	
		characteristic chart. There should be no wrong parts, missing parts or excess parts.	
		10.7 The jumper on the PCB should conform to the product characteristic chart.	
		10.8 If solder gets on bezel tab pads, LED pad, zebra pad or screw hold pad, make sure it is smoothed down.	
			2.5
		11.1 No un-melted solder paste may be present on the PCB.	2.5
	Soldering	11.2 No cold solder joints, missing solder connections,	2.5 0.65
11		oxidation or icicle.	
		11.3 No residue or solder balls on PCB.	
		11.4 No short circuits in components on PCB.	
I		•	•

NO	Item	Criterion	AQL
			2.5
		12.1 No oxidation, contamination, curves or, bends on	0.65
		interface Pin (OLB) of TCP.	2.5 2.5
		12.2 No cracks on interface pin (OLB) of TCP.	2.5
		12.3 No contamination, solder residue or solder balls on	2.5
	General appearance	product.	2.5 0.65
		12.4 The IC on the TCP may not be damaged, circuits.	0.65 0.65
		12.5 The uppermost edge of the protective strip on the	0.65
		interface pin must be present or look as if it cause the	
12		interface pin to sever.	
		12.6 The residual rosin or tin oil of soldering (component or	
		chip component) is not burned into brown or black color.	
		12.7 Sealant on top of the ITO circuit has not hardened.	
		12.8 Pin type must match type in specification sheet.	
		12.9 LCD pin loose or missing pins.	
		12.10 Product packaging must the same as specified on	
		packaging specification sheet.	
		12.11 Product dimension and structure must conform to	
		product specification sheet.	

### 第 31 頁,共 34 頁

## **15. Material List of Components for RoHs**

1. WINSTAR Display Co., Ltd hereby declares that all of or part of products (with the mark "#"in code), including, but not limited to, the LCM, accessories or packages, manufactured and/or delivered to your company (including your subsidiaries and affiliated company) directly or indirectly by our company (including our subsidiaries or affiliated companies) do not intentionally contain any of the substances listed in all applicable EU directives and regulations, including the following substances.

Exhibit A : The Harmful Material List

Material	(Cd)	(Pb)	(Hg)	(Cr6+)	PBBs	PBDEs
Limited Value	100 ppm	1000 ppm	1000 ppm	1000 ppm	1000 ppm	1000 ppm
Above limited value is set up according to RoHS.						

- 2. Process for RoHS requirement :
  - (1) Use the Sn/Ag/Cu soldering surface ; the surface of Pb-free solder is rougher than we used before.
  - (2) Heat-resistance temp. :

Reflow : 250 ,30 seconds Max. ;

Connector soldering wave or hand soldering : 320 , 10 seconds max.

(3) Temp. curve of reflow, max. Temp. : 235±5 ;

Recommended customer's soldering temp. of connector : 280 , 3 seconds.

#### 第 32 頁,共 34 頁



## Module Number : \_\_\_\_\_

### Page: 1

NG

1 Panal Snarification			
1. Panel Tyne '	D Pace	□ NG	
2. View Direction	D Dace		
3. Numbers of Dote '	T Pace	□ NG	
4. View $\Delta rea$ ·	D Pace	$\sqcap$ NG	
5. Active Area .	D Dace	$\sqcap$ NG	
6. Onerating Temperature	D Pace	$\sqcap$ NG	
7. Storage Temperature ·	D Dace	$\sqcap$ NG	
8. Others '			
2 Mechanical Specification			
1. PCR Size ·	T Pace	$\sqcap$ NG	
2. Frame Size ·	D Pace	$\sqcap$ NG	
3. Materal of Frame	D Pace	$\sqcap$ NG	
	D Pace	$\sqcap$ NG	
5. Fix Hole Position :	D Dace		
6. Racklight Position	D Pace	$\sqcap$ NG	
7. Thickness of PCR ·	D Pace	$\sqcap$ NG	
8. Height of Frame to PCR .	D Dace		
9. Height of Module :	T Pace	$\sqcap$ NG	
Others ·	D Pace	$\sqcap$ NG	
3 Rolativo Holo Sizo -			
	D Pace	⊓ NG	
2. Hole size of Connector ·	D Pace	□ NG	
3. Mounting Hole size '	D Pace	□ NG	
	D Pace	□ NG	
5. Others ·	D Dace	$\sqcap$ NG	
A Racklight Specification '			
R/I Tune ·	Dace	$\sqcap$ NG	
B/L Color · B/L Driving Voltage (Refe	$\Box P_{acc}$ rence for LED		_
R/I Driving Current .	□ Pace	□ Pass □ NG	П
Rrightness of R/I .	T Dace	□ NG	
R/L Solder Method ·	D Dace	$\sqcap$ NG	
Others '	T Dace	□ NG	
	>> Cotong	nno 7 e e	

### 第 33 頁,共 34 頁



## Module Number : \_\_\_\_\_

Page: 2

5 Flectronic Characteristics of Module ·

1.	Innut Voltage .	T Pase	$\sqcap$ NG
2.	Supply Current	T Pace	$\sqcap$ NG
3.	Driving Voltage for LCD ·	T Pace	⊓ NG
4.	Contract for LCD .	T Pace	⊓ NG
5.	R/I Driving Method ·	T Pace	⊓ NG
6.	Negative Voltage Output	T Pace	⊓ NG
7.	Interface Function :	T Pace	⊓ NG
8.	I CD Uniformity	T Pace	$\sqcap$ NG
9.	FSD test ·	T Pace	$\sqcap$ NG
10.	Others '	□ Pace	⊓ NG

6 Summary .

Sales signature : \_\_\_\_\_

Customer Signature : \_\_\_\_\_

Date : / /